

# **CGP-100 Graphics Processor**

## Logic Diagrams

### **COMPANY CONFIDENTIAL**

The information and drawings contained herein are confidential and proprietary information of Computervision Corporation and shall not be divulged to any third party without the prior written consent of Computervision Corporation.  
Reproduction in whole or in part is forbidden.

[illegible]

## Table of Contents

*CGP-100 Family Tree (Rev. D)*

DX21Y007 (1 Sheet)

*Backplane*

Connector List (Rev. C) ES21E050 (1 Sheet)

*Power Supply*

PSI1157B (2 Sheets)

*Control Panel (Rev. D)*

DS21E132 (1 Sheet)

*Central Processing Unit (Rev. J)*

DS21E122 (10 Sheets)

*Microprogram Flow Charts (Rev. E)*

DS21E015 (27 Sheets)

*128/32K A/B-Port Memory Unit (Rev. E)*

DS21E252 (16 Sheets)

*32/128K Memory Unit (Rev. D)*

DS21E227 (9 Sheets) (OBSOLETE)

*32K Memory Unit (Single Port) (Rev. D)*

DS21E102 (7 Sheets) (OBSOLETE)

*Memory Management and Protection Unit (Rev. K)*

DS21E107 (4 Sheets)


*B-Port Memory Management and Protection Unit (Rev. F)*

DS21E282 (5 Sheets)

*Floating-Point Unit (Rev. C)*

DS21E117 (7 Sheets)

**CGP Family Tree**



THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION.				TOLERANCES			
				XX	DECIMAL	± .01	
				XXX	± .005		
				XXXX	± .0010		
				FRACTIONAL	± 1/64		
				ANGULAR	± 1°00'		
				DRN	1/2	1/2	1/2
				CHK	1/2	1/2	1/2
				ENGR	1/2	1/2	1/2
				PROJ	1/2	1/2	1/2
				MFG	1/2	1/2	1/2
				SIGNATURE	DATE	SCALE	DWG NO.
				REMOVE ALL BURRS AND SHARP EDGES	UNIT	SHEET	OF SHEETS
				PART NUMBER	NEXT ASSEMBLY	QTY	
				COMPUTERVISION CORP. SOUTH AVENUE BURLINGTON, MASS. 01803			
				TITLE FAMILY TREE CGP			
				REV A = REV 4			

**Backplane**

Connector List  
Artwork Silkscreen

# POWER SUPPLY CONNECTORS

16	14	12	10	8	6	4	2
-5V	-12V	-5V	-12V	-5V	-12V	-5V	-12V
15	13	11	9	7	5	3	1

J100 J200 J300

# TTY CONNECTOR

J1, J2, J4, J5, J6

5	4	3	2	1
-5V	-12V	-5V	-12V	-5V
9	8	7	6	5

# PUNCH

20	19	18	17	16	15	14	13	12	11
GND	GND	GND	GND	GND	GND	GND	GND	GND	GND
1	2	3	4	5	6	7	8	9	10

# H1 SPEED READER

20	19	18	17	16	15	14	13	12	11
GND	GND	GND	GND	GND	GND	GND	GND	GND	GND
1	2	3	4	5	6	7	8	9	10

# I/O

J9-J14

TYPE	SLOT	CONNECTION
TTY	1	J1
TTY	2	J2
TTY	3	J3
TTY	4	J4
TTY	5	J5
TTY	6	J6
TTY	7	J7
TTY	8	J8
TTY	9	J9
TTY	10	J10
TTY	11	J11
TTY	12	J12
TTY	13	J13
TTY	14	J14
TTY	15	J15
TTY	16	J16
TTY	17	J17
TTY	18	J18
TTY	19	J19
TTY	20	J20
TTY	21	J21
TTY	22	J22
TTY	23	J23
TTY	24	J24
TTY	25	J25
TTY	26	J26



SLOTS 6,7,8,13,14,15,16,21,22,23,24

SLOT 5, (ONLY)

SLOTS 4,8,12,16,20,24

SLOTS 3,11,19


SLOTS 2,10,18






**Power Supply**

	<u>Sheet No.</u>
Transformer	1
Regulator Modules	1
Logic Module	2
– 5 Volt Regulator	2




AC LINE	CONNECT	TO	VOLTS
80 TO 110	1.5	170	170
90 TO 120	1.5	170	170
100 TO 200	1.5	170	170
100 TO 200	1.5	170	170
100 TO 200	1.5	170	170

POWER SUPPLIES  
WALLINGFORD, CONN.  
SCHEMATIC  
PS11157B SH1




**Control Panel**





Logic Diagram



**Central Processor Unit**

	<u>Sheet No.</u>
Block Diagram	
Data Transceivers	1
Control Store	2,3
Microinstruction Decode	2,3
Test Multiplexer	3
RALU	4
APL ROMs	4
Instruction Register	5
CPU Clock	5
FPLAs	6
Next Address Logic	6
I/O Logic	7,9
Control Panel Encoding	7
Processor State Register	8
Control Panel Interface	8
Real Time Clock	9
Serial Line Control	10








CONTROL PNL. BUS & DATA AND MEMORY BUS DRIVERS


THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION.		TOLERANCES DECIMAL XX ±.01 XXX ±.005 XXXX ±.0010 FRACTIONAL ±.005 ANGULAR & HOLE		J ECO* 3298 G/2 ECO* 2745 B/2 ECO* 2700 A/2 REL ECO* 2597 B RELEASE ECO 2577		1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2	
MATERIAL		DRN	CHK	ENGR	PROJ	SYN	
FINISH		CHK	T100	ENGR	PROJ	REVISION DESCRIPTION	
PART NUMBER		NEXT ASSEMBLY		QTY		TITLE	
DT2IE12I						SCHEMATIC DIAGRAM	
COMPUTERVISION CORP.		SOUTH AVENUE		BURLINGTON, MASS. 01803		C.V. PROCESSOR	
SIGNATURE		DATE		SCALE		DWS	
REMOVE ALL BURRS AND SHARP EDGES				UNIT		NO. DS2IE122	
				SHEET		1 OF 10 SHEETS	








THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION.				TOLERANCES							
MATERIAL :				<div><div>DECIMAL</div><div>XX ± .01</div><div>XXX ± .005</div><div>XXXX ± .0010</div><div>FRACTIONAL ± 1/64</div><div>ANGULAR ± 1°00'</div></div>							
FINISH :				DRN <i>T. R. R.</i> <i>02</i>		SYM		REVISION DESCRIPTION		APPRO DATE	
				CHK <i>T. R. R.</i> <i>11/7</i>		TITLE		SCHEMATIC DIAGRAM			
				ENGR				CV. PROCESSOR			
				PROJ							
PART NUMBER				NEXT ASSEMBLY		QTY		SCALE		DWN NO.	
								NONE		DS2IE22	
				MFG		SIGNATURE DATE		UNIT		SHEET	
								WT. <i>✓</i>		3 OF 10 SHEETS	
				REMOVE ALL BURRS AND SHARP EDGES							
				COMPUTERVISION CORP.							
				SOUTH AVENUE							
				BURLINGTON, MASS. 01803							








DS21E122



INSTRUCTION DECODE AND NEXT ADDRESS CONTROL

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION.			
TOLERANCES		DECIMAL	
XX = ± .01		XXX = ± .005	
XXXX = ± .0010		FRACTIONAL = ± 1/64	
ANGULAR = ± 1° 00'			
MATERIAL		FINISH	
PART NUMBER		NEXT ASSEMBLY	
QTY		SCALE	
SIGNATURE		DATE	
REMOVE ALL BURS AND SHARP EDGES		UNIT	
SHEET 6 OF 10 SHEETS		TITLE	
COMPUTERVISION CORP.		SOUTH AVENUE BURLINGTON, MASS. 01803	
NO. 01803		SCALE NONE	
DWS NO. DS21E122		SHEET 6 OF 10 SHEETS	









I/O LOGIC AND REAL TIME CLOCK


THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION.						TOLERANCES					
MATERIAL :						.XX	= ± .01				
						.XXX	= ± .005				
						.XXX	= ± .010				
						FRACTIONAL = ± 1/64					
						ANGULAR = ± 1°00'					
FINISH :						DRAWN T. R. HARRIS	1/71				
						CHECK T. J. LEE	1/71	SYS	REVISION DESCRIPTION	APPRO DATE	
						ENGR		TITLE	SCHEMATIC DIAGRAM		
						PROJ			CV. PROCESSOR		
PART NUMBER	NEXT ASSEMBLY	QTY				MFG		SCALE	1:ONE	DWG NO.	DS21E122
COMPUTERVISION CORP. SOUTH AVENUE BURLINGTON, MASS. 01803						SIGNATURE DATE		UNIT			
						REMOVE ALL BURRS AND SHARP EDGES		WT.	SHEET 9 OF 10 SHEETS		





### Microprogram Flow Chart


	<u>Sheet No.</u>
Instruction Fetch	1
Indirect Addressing	1
Move Data Instructions	2
Modify Memory Instructions	2
Jump Instructions	2
Arithmetic/Logic Instructions	3
Unsigned Integer Multiplication	4
Unsigned Integer Division	5
I/O Instructions	6
Interrupts	7
Data Channels	8
Pseudo-Instructions	9
Console Functions	9,10
Floating Point Interface	11-14
Microdiagnostics	15-27



- NOTE:
1. THE ALC INSTRUCTION BRANCH IS IMPLEMENTED BY READING THE WORD DECODE1 AND TESTING THE STATE OF IR0. IF IR0=0, A HARDWIRED MICROWORD IS FORCED TO FORM HARDWORD.
  2. IF AN INTERRUPT IS PENDING AT 'DECODE1' THE PC IS NOT INCREMENTED

INSTRUCTION FETCH  
INDIRECT ADDRESSING

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION.		TOLERANCES DIM. ±0.01 HOLE ±0.005 FRACTIONAL ±0.005 DECIMAL ±0.005		E ECO #3433 D ECO #3298 B ECO #2779 A RELEASE ECO 2571	
MATERIAL		DATE 9/77		REV. 1	
PART NUMBER		NEXT ASSEMBLY		QTY	
COMPUTERVISION CORP. SOUTH AVENUE BURLINGTON, MASS. 01803		DATE 9/77		REV. 1	
TITLE CVP MICROPROGRAM FLOW CHARTS		NONE		NO. DS21E015	
SHEET 1 OF 27 SHEETS					




DS21E015  
E

MOVE DATA MODIFY MEMORY  
AND JUMP INSTRUCTIONS


THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION.				TOLERANCES DECIMAL FRACTIONAL ANGULAR		SYMBOL REVISION DESCRIPTION DATE	
MATERIAL				FRACTIONAL ANGULAR		SYMBOL	
FINISH				SYMBOL		SYMBOL	
PART NUMBER				NEXT ASSEMBLY		QTY	
COMPUTERVISION CORP. SOUTH AVENUE BURLINGTON, MASS. 01803				SIGNATURE DATE		SCALE	
REMOVE ALL BURRS AND SHARP EDGES				SCALE		SCALE	
TITLE CVP MICROPROGRAM FLOW CHARTS				PART NUMBER DS21E015		REVISION 2 OF 27	







INPUT:  
AC2 = MULTIPLICAND  
AC1 = MULTIPLIER  
AC0 = ADDITIVE CONSTANT

OUTPUT:  
AC2 = UNCHANGED  
AC1 = LOW ORDER WORD OF AC0 + (AC1 \* AC2)  
AC0 = HIGH ORDER WORD OF AC0 + (AC1 \* AC2)  
ZBIT = ((AC1 EQ 0) .AND. (AC0 .EQ. 0))  
N = MSB OF AC0  
C = NO CHANGE  
O = 0



UNSIGNED INTEGER  
MULTIPLICATION

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION.				TOLERANCES DECIMAL XXX ± .01 XXX ± .005 XXX ± .001 FRACTIONAL XXX ± .001 XXX ± .0005 XXX ± .0001				SYN REVISION DESCRIPTION APPD DATE			
PART NUMBER				NEXT ASSEMBLY				QTY			
COMPUTERVISION CORP. SOUTH AVENUE BURLINGTON, MASS. 01803				SCALE NONE				DRAW NO. DS21E015 SHEET 4 OF 27 SHEETS			




# UNSIGNED INTEGER DIVISION

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION.				TOLERANCES DECIMAL XXX ± .01 XXX ± .005 FRACTIONS ± .005 ANGULAR ± .000	
MATERIAL				SYN	REVISION DESCRIPTION
FRESH				CHK	
				ENGR	
				PROJ	
PART NUMBER	NEXT ASSEMBLY	QTY	INPS	SIGNATURE	DATE
COMPUTERVISION CORP. SOUTH AVENUE BURLINGTON, MASS. 01803			SCALE NONE		
			REMOVE ALL BURRS AND SHARP EDGES		
SEE SHT. 1				TITLE CVP MICROPROGRAM FLOW CHART	
DWG NO. DS21E015				SHEET 5 OF 27 SHEETS	

CONDITION CODE BITS FOR I/O


	IORST SKP	OIA,B,C READS,INTA	DOA,B,C MSKO HALT NIO INTEN INTDS
C	NO CHANGE	NO CHANGE	NO CHANGE
O	NO CHANGE	NO CHANGE	NO CHANGE
N	NO CHANGE	MSB DATA IN	MSB DATA OUT
Z	NO CHANGE	DATA IN = 0	DATA OUT = 0



I/O INSTRUCTIONS

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION.		TOLERANCES DECIMAL XX ± .01 XXX ± .005 FRACTIONAL X/XX ± .001 X/XX ± .005 ANGULAR ± .005		REV. NO. 1/17	
MATERIAL		CHK		SYN	
FINISH		ENGR		TITLE	
PART NUMBER		NEXT ASSEMBLY		QTY	
COMPUTERVISION CORP. SOUTH AVENUE BURLINGTON, MASS. 01803		REMOVE ALL BURRS AND SHARP EDGES		SCALE NONE SHEET 5 OF 27	





DS21E015

E


INTERRUPT

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSON OF COMPUTERVISION CORPORATION.		TOLERANCES DECIMAL .XX ± .01 .XXX ± .005 FRACTIONAL ± .004 ANGULAR ± .000"		SYN	
MATERIAL:		DRN T. Kistner 9/77	CHK	ENGR	PROJ
PREP:					
PART NUMBER	NEXT ASSEMBLY	QTY	SCALE	DATE	UNIT
COMPUTERVISION CORP. SOUTH AVENUE BURLINGTON, MASS. 01803			NONE		
REMOVE ALL BURS AND SHARP EDGES			SHEET 7 OF 27 SHEETS		

SEE SHT. 1  
CVP MICROPROGRAM  
FLOW CHART

DS21E015

FUNCTION	DCHM0	DCHM1
DATA OUT	0	0
INCREMENT MEMORY	0	1
DATA IN	1	0
GPU TRANSFER	1	1




DS2IE015  
E

DATA CHANNEL


THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION.		TOLERANCES DECIMAL XXX ± .01 XXX ± .005 XXX ± .0010 FRACTIONAL ANGULAR ± .004		SEE SHT.1	
MATERIAL		DATE	1/2/80	CHK	
FINISH		CHK		ENGR	
PART NUMBER		PROJ		SCALE	
NEXT ASSEMBLY		QTY		SCALE	
COMPUTERVISION CORP. SOUTH AVENUE BURLINGTON, MASS. 01803			SIGNATURE DATE REMOVE ALL BURRS AND SHARP EDGES		
			DWN NO. DS2IE015 SHEET 8 OF 27 SHEETS		

EXAM, SHT. 10  
EXAMN, SHT. 10  
DEP 200, SHT. 10  
STOP SHT. 10


REGE, SHT. 10  
SHT. 25




READ MEMORY  
INTO I, IR  
(DISPLAY CONTENTS  
OF MEMORY IN DATA  
LIGHTS.)




WAIT FOR CONSOLE  
FUNCTION REQUEST.



TRUE




LOAD FUNCTION SWITCHES  
IN IR.




LOAD DATA SWITCHES  
IN IBUF.


COND




CLEAR CONSOLE FUNCTION  
F=F  
LOAD 100<sub>16</sub> IN Q




CLEAR PC, I MAR  
START MEMORY.




STORE CONTENTS  
OF APL ROM IN  
MEMORY.



INCREMENT IBUF,  
MAR.



TEST IF DONE



TRUE

CNT, SHT. 10


CONSOLE FUNCTIONS I  
(RESET, HALT STATE, APL)


THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION.				TOLERANCES			
MATERIAL				DECIMAL			
				.XX		±.01	
				.XXX		±.005	
				.XXXX		±.0010	
				FRACTIONAL		±.0004	
				ANGULAR		±.000	
FINISH				DRN		T. B. B. 11/77	
				CHK			
				ENGR			
				PROJ			
PART NUMBER		NEXT ASSEMBLY		QTY			
COMPUTERVISION CORP.							
SOUTH AVENUE							
BURLINGTON, MASS. 01803							
SCALE		SIGNATURE DATE		UNIT		SHEET 9 OF 27 SHEETS	


DS2IE015

E










DSERIE015  
E

FLOATING POINT INTERFACE  
(MEM -> FPU, ADD(S) -> FPU,  
NO DATA XFER)

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION.		TOLERANCES DECIMAL .XX = ±.01 .XXX = ±.005 FRACTIONALS 1/64 ANGULAR ± 5' 00"		DATE 7/1/80	
MATERIAL		CHK		ENG	
PROJ		PROJ		PROJ	
PART NUMBER		NEXT ASSEMBLY		QTY	
COMPUTERVISION CORP. SOUTH AVENUE BURLINGTON, MASS. 01803			SCALE 1:1		
SIGNATURE DATE			SCALE 1:1		
REMOVE ALL BOMBS AND SHARP EDGES			SHEET 13 OF 27 SHEETS		





CS21E015


Float Point Interface  
(FPU → MEM, FPU → ACD(S), FSKIP)


THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION.		TOLERANCES DECIMAL XXX ± .01 XXX ± .005 XXX ± .0010 FRACTIONAL ± 1/64 ANGULAR ± 5°			
MATERIAL		DATE	1/1/77	SYN	SEE 3000
PREP		CHK		ENGR	
PROJ		DATE		SCALE	1:1
PART NUMBER		NEXT ASSEMBLY		QTY	
COMPUTERVISION CORP. 201 Burlington Road Bedford, Massachusetts 01730		SIGNATURE		DATE	
REMOVE ALL BURRS AND SHARP EDGES		UNIT		WT	
TITLE CVP MATH PROGRAM FLOW CHART		DWG NO.		E015	
SHEET		27		SHEETS	
















DS21E015

# ALU INTERNAL REGISTER TEST

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION.		TOLERANCES DECIMAL .XX = ±.01 .XXX = ±.005 .XXXX = ±.0010 FRACTIONAL = ± 1/64 ANGLES = ± .000		SYN 3-75	
MATERIAL	FINISH	DATE	PROJ	TITLE FLOW CHARTS CVP MICROPROGRAM	
PART NUMBER		NEXT ASSEMBLY	QTY	SCALE NONE	
COMPUTERVISION CORP. 201 Burlington Road Bedford, Massachusetts 01730		SIGNATURE		DATE	DWG NO. DS21E015
REMOVE ALL BURRS AND SHARP EDGES		W.T.		SHEET 19 OF 27 SHEETS	









DS21E015


CPU COUNTER SUBTEST


THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION.		TOLERANCES DECIMAL .XX = ±.01 .XXX = ±.005 FRACTIONAL = ± 1/64 ANGULAR = ± .001°		SYN	
MATERIAL		CHK	DATE	REV	DATE
PROJ		ENG	DATE	REV	DATE
PART NUMBER		PROJ	DATE	REV	DATE
COMPUTERVISION CORP. 201 Burlington Road Bedford, Massachusetts 01730		SIGNATURE		DATE	SCALE
		REMOVE ALL BURRS AND SHARP EDGES		UNIT	SCALE
				NO.	NO.
				SHEET	SHEET














DS21E015

ERROR HALTS AND COND LINKS

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION.				TOLERANCES DECIMAL XX ± .01 XXX ± .005 FRACTIONAL ± 1/64 ANGULAR ± 1°00'			
MATERIAL				SEE SHEET 1			
FINISH				SYN REVISION DESCRIPTION APPD DATE			
CHK				TITLE FLOW CHARTS			
ENGR				CVP MICROPROGRAM			
PROJ				SCALE NONE DWG NO. DS21E015			
PART NUMBER				SHEET 27 OF 27 SHEETS			
NEXT ASSEMBLY				SIGNATURE DATE			
QTY				REMOVE ALL BURRS AND SHARP EDGES			
COMPUTERVISION CORP. 201 Burlington Road Bedford, Massachusetts 01730				UNIT W.T. / 11			

**128/32K A/B-Port Memory Unit**  
**DS21E252**

	<u>Sheet No.</u>
Address Selection	1
Jumper Configuration	1
Memory Prioritizing	2
Refresh and Timing Logic	2
Data In Multiplexer	3
Data Out Latch	3
Parity Logic	3
Bus Control Logic	4
Bus Logic	5
Memory Address Logic	5
A-Port/B-Port Select Logic	6
Address Multiplexer Logic	6
Refresh Counter Logic	6
Row Address Strobe Clock	6
I/O Logic	7
Memory Row A	8
Memory Row B	9
Memory Row C	10
Memory Row D	11
Memory Row E	12
Memory Row F	13
Memory Row G	14
Memory Row H	15
B-Port Connectors	16

*1P2 on page 3-2  
CSF 22 7000 001*

DA21E250-X CONFIGURATION TABLE

	SINGLE PORT	DUAL PORT, DISTRIBUTED MODE	DUAL PORT, GPU MODE	SINGLE PORT 32K
POPULATED WITH 4K RAMS (MK 4027-3)	USE CONFIGURATION BLOCKS A,A1,B	USE CONFIGURATION BLOCKS A,A1,C,D,E	USE CONFIGURATION BLOCKS A,C,D,E	
POPULATED WITH 16K RAMS (MK 4116-3)	DA21E250-02 USE CONFIGURATION BLOCKS B,F	DA21E250-01 USE CONFIGURATION BLOCKS D,E,F,G	DA21E250-01 USE CONFIGURATION BLOCKS E,F,H	DA21E250-03 USE CONFIGURATION BLOCKS A1,I

## CONFIGURATION BLOCK A) 32K HARDWARE CONFIGURATION (USING 4K RAMS)

- 1) REMOVE R22  
2) ADJUST POT R31 SUCH THAT TP HAS A 29  $\mu$ S REP RATE  
3) INSERT JUMPERS JP9-2, JP11-2, JP13-2  
4) POPULATE MEMORY ARRAY WITH MK4027-3 MEMORY CHIPS

## CONFIGURATION BLOCK A1) APORT 32K ADDRESSING CHART

*APORT FIELD	AMC0	AMC1	AMC2	AMC3	**CLOSED CONTACTS ON SWITCH PACK IV
0	H	H	H	H	8
1	H	H	H	L	7.8
2	H	H	L	H	8.B
3	H	H	L	L	8.7.8
4	H	L	H	H	6.8
5	H	L	H	L	5.7.8
6	H	L	L	H	5.8.8
7	H	L	L	L	5.8.7.8
8	L	H	H	H	4.8
9	L	H	H	L	4.7.8
10	L	H	L	H	4.8.8
11	L	H	L	L	4.B.7.8
12	L	L	H	H	4.5.8
13	L	L	H	L	4.5.7.8
14	L	L	L	H	4.5.B.B
15	L	L	L	L	4.5.B.7.8

- \* EACH FIELD NO. REPRESENTS ONE 32K SEGMENT OF MEMORY  
\*\* ALL OTHER CONTACTS ON SWITCH PACK IV OPEN

## CONFIGURATION BLOCK B) SINGLEPORT CONFIGURATION

- 1) DEPOPULATE PC BOARD AS PER BM21E250-02  
2) ADD JUMPERS JP3, JP6, JP7

## CONFIGURATION BLOCK C) BPORT 32K MEMORY ROW SELECT

- 1) INSERT JUMPERS: JP10-2, JP12-2, JP14-2

## CONFIGURATION BLOCK D) BPORT 32K ADDRESSING AND I/O DEVICE CODE CHART

*BPORT FIELD OR I/O DEVICE CODE	BMC0 OR BDS0	BMC1 OR BDS1	BMC2 OR BDS2	BMC3 OR BDS3	**CLOSED CONTACTS ON SWITCH PACK 12S
0	H	H	H	H	8
1	H	H	H	L	4.8
2	H	H	L	H	3.8
3	H	H	L	L	3.4.8
4	H	L	H	H	2.8
5	H	L	H	L	2.4.8
6	H	L	L	H	2.3.B
7	H	L	L	L	2.3.4.8
8	L	H	H	H	1.8
9	L	H	H	L	1.4.B
10	L	H	L	H	1.3.B
11	L	H	L	L	1.3.4.B
12	L	L	H	H	1.2.8
13	L	L	H	L	1.2.4.8
14	L	L	L	H	1.2.3.8
15	L	L	L	L	1.2.3.4.8

- \* EACH FIELD NO. REPRESENTS ONE 32K SEGMENT OF MEMORY  
\*\* ALL OTHER CONTACTS ON SWITCH PACK 12S AND 9C OPEN

## CONFIGURATION BLOCK E) LAST BOARD IN DAISY CHAIN

THE LAST DUAL PORT MEMORY BOARD IN A DAISY CHAIN MUST TERMINATE BPORT BUS SIGNALS. THE LAST DUAL PORT MEMORY IN A DAISY CHAIN ONLY MUST HAVE THE FOLLOWING RESISTORS: RP6,RP7,RP8, RP12, RES PACK 12F

## CONFIGURATION BLOCK F) 128K HARDWARE CONFIGURATION/APORT 128K ADDRESSING M

- 1) R20 AND R22 INSERTED  
2) INSERT JIMPER JP4  
3) ADJUST POT R31 SUCH THAT TP HAS A 14.5  $\mu$ S REP RATE  
4) INSERT JUMPERS JP9, JP11, JP13  
5) POPULATE MEMORY ARRAY WITH MK411B-3 MEMORY CHIPS  
6) APORT 128K ADDRESSING CHART

*APORT FIELD NO.	AMC0	AMC1	AMC2	AMC3	AMC3	**CLOSED CONTACTS ON SWITCH PACK IV
0.1.2.3	H	H	H	H	H	
4.5.6.7	H	H	H	H	L	6
8.9.10.11	H	H	H	L	H	4
12.13.14.15	H	H	H	L	L	4.5
16.17.18.19	H	H	L	H	H	3
20.21.22.23	H	H	L	H	L	3.6
24.25.26.27	H	H	L	L	H	3.4
28.29.30.31	H	H	L	L	L	3.4.6
32.33.34.35	H	L	H	H	H	2
36.37.38.39	H	L	H	H	L	2.6
40.41.42.43	H	L	H	L	H	2.4
44.45.46.47	H	L	H	L	L	2.4.6
48.49.50.51	H	L	L	H	H	2.3
52.53.54.55	H	L	L	H	L	2.3.6
56.57.58.59	H	L	L	L	H	2.3.4
60.61.62.63	H	L	L	L	L	2.3.4.6
64.65.66.67	L	H	H	H	H	1
68.69.70.71	L	H	H	H	L	1.6
72.73.74.75	L	H	H	L	H	1.4
76.77.78.79	L	H	H	L	L	1.4.6
80.81.82.83	L	H	L	H	H	1.3
84.85.86.87	L	H	L	H	L	1.3.6
88.89.90.91	L	H	L	L	H	1.3.4
92.93.94.95	L	H	L	L	L	1.3.4.6
96.97.98.99	L	L	H	H	H	1.2
100.101.102.103	L	L	H	H	L	1.2.6
104.105.106.107	L	L	H	L	H	1.2.4
108.109.110.111	L	L	H	L	L	1.2.4.6
112.113.114.115	L	L	L	H	H	1.2.3
116.117.118.119	L	L	L	H	L	1.2.3.6
120.121.122.123	L	L	L	L	H	1.2.3.4
124.125.126.127	L	L	L	L	L	1.2.3.4.6

- \* EACH FIELD NO. REPRESENTS ONE 32K SEGMENT OF MEMORY  
(TO EXPAND BEYOND 15 FIELDS, IC 2X AND 2V, SHT.7, MUST BE ADDED)  
\*\* ALL OTHER SWITCH CONTACTS ON SWITCH IV ARE OPEN

## CONFIGURATION BLOCK G) 128K APORT/32K BPORT COMMON MEMORY

WITH JUMPERS JP10, JP12, JP14, INSERTED

BMC2	BMC3	COMMON SEGMENT OF APORT 128K MEMORY
H	H	1ST 32K
H	L	2ND 32K
L	H	3RD 32K
L	L	4TH 32K

- 2) TO FORCE COMMON APORT/BPORT MEMORY  
INDEPENDENT OF BMC2 AND BMC3

BMC2	BMC3	COMMON SEGMENT OF APORT 128K MEMORY	JUMPERS INSERTED
X	X	1ST 32K	JP10, JP15, JP18
X	X	2ND 32K	JP10, JP18
X	X	3RD 32K	JP10, JP15
X	X	4TH 32K	JP10

WHERE X = DONT CARE

## CONFIGURATION BLOCK H) BPORT 128K ADDRESSING CONFIGURATION

- 1) INSERT JUMPERS JP10, JP12, JP14  
2) BPORT 128K ADDRESSING CHART

BPORT FIELD NO.	BMAD0	BMAD1	BMAD2	BMC0	BMC1	**CLOSED CONTACTS ON SWITCH PACKS
						9C 12S
0.1.2.3	H	H	H	H	H	8
4.5.6.7	H	H	H	H	L	2.8
8.9.10.11	H	H	H	L	H	1.8
12.13.14.15	H	H	H	L	L	1.2.8
16.17.18.19	H	H	L	H	H	8
20.21.22.23	H	H	L	H	L	7 2.8
24.25.26.27	H	H	L	L	H	7 1.8
28.29.30.31	H	H	L	L	L	7 1.2.8
32.33.34.35	H	L	H	H	H	8 8
36.37.38.39	H	L	H	H	L	8 2.8
40.41.42.43	H	L	H	L	H	8 1.8
44.45.46.47	H	L	H	L	L	8 1.2.8
48.49.50.51	H	L	L	H	H	8.7 8
52.53.54.55	H	L	L	H	L	8.7 2.8
56.57.58.59	H	L	L	L	H	8.7 1.8
60.61.62.63	H	L	L	L	L	8.7 1.2.8
64.65.66.67	L	H	H	H	H	5 8
68.69.70.71	L	H	H	H	L	5 2.8
72.73.74.75	L	H	H	L	H	5 1.8
76.77.78.79	L	H	H	L	L	5 1.2.8
80.81.82.83	L	H	L	H	H	5.7 8
84.85.86.87	L	H	L	H	L	5.7 2.8
88.89.90.91	L	H	L	L	H	5.7 1.8
92.93.94.95	L	H	L	L	L	5.7 1.2.8
96.97.98.99	L	L	H	H	H	5.8 8
100.101.102.103	L	L	H	H	L	5.8 2.8
104.105.106.107	L	L	H	L	H	5.8 1.8
108.109.110.111	L	L	H	L	L	5.8 1.2.8
112.113.114.115	L	L	L	H	H	5.8.7 8
116.117.118.119	L	L	L	H	L	5.8.7 2.8
120.121.122.123	L	L	L	L	H	5.8.7 1.8
124.125.126.127	L	L	L	L	L	5.8.7 1.2.8

- EACH FIELD NO. REPRESENTS ONE 32K SEGMENT OF MEMORY  
ALL OTHER CONTACTS ON SWITCH PACK 12S AND 9C OPEN  
(9C-2 MAY BE CLOSED TO DISABLE APORT)

## CONFIGURATION BLOCK I) 32K SINGLE PORT CONFIGURATION (USING 18K RAMS)

- 1) DEPOPULATE BOARDS AS PER ASSEMBLY DA21E250-03

## MISCELLANEOUS JUMPERS


- 1) FOR LDMAR STARTING APORT MEMORY CYCLE INSERT JP-2  
2) FOR MEMREAD STARTING APORT MEMORY CYCLE INSERT JP-1  
3) FOR GPU MODE REQUIRING DISABLED APORT, CLOSE SWITCH 9C-2  
4) APORT MUC/NON MUC OPERATION

JUMPER PLUG 4D	
MUC OPERATION	1-18 2-15 3-14 4-13
NON MUC OPERATION	5-12 6-11 7-10 8-9




- 5) APORT I/O DEVICE CODE

- 1) STANDARD 24<sub>8</sub>, INSERT JP8 FOR 25<sub>8</sub>

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION		TOLERANCES DECIMAL XX .XX XXX .XXX FRACTIONAL 1/64 ANGULAR .100		E ECO 3423	
MATERIAL		DNR 8 HOBBS		D ECO 33.8	
FINISH		ENGR 11/11/79		REV DESCRIPTION DATE	
PART NUMBER		DA21E250		TITLE 128/32K MEMORY	
NEXT ASSEMBLY		QTY 1		V/B PORT SCH. 3 AGRAM	
COMPUTERVISION CORP.				DWG NO. DS21E252	
801 BURLINGTON ROAD ROUTE 88 BEDFORD, MASS. 01730				SHT 1 OF 16 SHTS	










\* NOTE:  
COMPONENTS WHICH MAY BE REMOVED  
FOR SINGLE PORT OPERATION.

DATA IN MUX, DATA OUT LATCH, PARITY LOGIC


THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION		TOLERANCES DECIMAL XXX ±.05 XXX ±.005 FRACTIONAL ±1/64 ANGULAR ±.100		DATE REV BY	
MATERIAL		QTY		REV	
FINISH		QTY		REV	
PART NUMBER		QTY		REV	
NEXT ASSEMBLY		QTY		REV	
SIGNATURE		DATE		REV	
REMOVE ALL BUBBLES AND BLANK EDGES		UNIT		REV	
COMPUTERVISION CORP. 303 BURLINGTON ROAD BEDFORD, MASS. 01730		DA21E250		128/32K MEMORY A/B PORT SCH DIA DS21E252 SHT 3 OF 16 SHTS	



\*NOTE:  
COMPONENTS WHICH MAY BE REMOVED  
FOR SINGLE PORT OPERATION.


DS21E252  
E


BUS CONTROL LOGIC			
THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION			
TOLERANCES	DECIMAL		
	.XX	.01	
	.XXX	.005	
	.XXXX	.0005	
	FRACTIONAL	1/64	
	ANGULAR	.100	
MATERIAL		DRN	B HOBBS
FINISH		CHK	
PART NUMBER	DA21E250	1	
NEXT ASSY	7	QTY	
COMPUTERVISION CORP.		201 BURLINGTON ROAD ROUTE 62 BEDFORD, MASS. 01730	
SIGNATURE		DATE	
REMOVE ALL BUSHES AND WAMP LOGS		UNIT	
SEE SHT. 1		REV	REVISION DESCRIPTION
TITLE		128/32K MEMORY	
A/B PORT SCH DIA			
SCALE		DWG NO.	DS21E252
SHT 4 OF 16 SHTS			



\* COMPONENTS WHICH MAY BE REMOVED FOR SINGLE PORT OPERATION.


BUS AND MAR LOGIC			
THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTATION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTATION CORPORATION.			
MATERIAL		TOLERANCES UNLESS OTHERWISE SPECIFIED	
FINISH		DIMENSIONS UNLESS OTHERWISE SPECIFIED	
PART NUMBER		NEXT ASSEMBLY	
DA21E250		1	
COMPUTATION CORP.		128/32K MEMORY	
100 BURLINGTON ROAD ROUTE 66		A/B PORT SCH DIA	
BEDFORD, MASS. 01780		DS21E252	
SIGNATURE		DATE	
REMOVE ALL SURF AND BRASS PLUGS		UNIT	
SHT 5 OF 16 SHTS			





\* COMPONENTS WHICH MAY BE REMOVED  
FOR SINGLE PORT OPERATION.


THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION						TOLERANCES							
						DECIMAL							
						.XX = .001							
						XXX = .008							
						XXXX = .0010							
						FRACTIONAL = 1/8 & 1/4							
						ANGLES = .250							
MATERIAL						DRN & HOBBS		SEE SHT. 1					
						CHK		BYN		REVISION DESCRIPTION		CHK APPD DATE	
FINISH						ENGR		TITLE 128/ 32K MEMORY					
						PRQJ		A/B PORT SCHEM. DIAGRAM					
PART NUMBER						NEXT ASSEMBLY							
DA21E250						1							
COMPUTERVISION CORP.						QTY							
101 BURLINGTON ROAD ROUTE 62						INFS		SCALE		DWG NO.		DS21E252	
BEDFORD, MASS. 01732						SIGNATURE DATE		UNIT		SHT		7 OF 16 SHTS	
						REWORK ALL SURFES AND BRIDGES EQUALS		WT.					



MEMORY CHIPS 3S THRU 3AA  
AND 3F THRU 3M MAY BE  
EITHER ALL 4027-3 OR  
4116-3 PARTS

DS21E252  
E


COMPUTERVISION CORP.				MEMORY ROW A			
THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRO- DUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION				TOLERANCES DECIMAL XX .XX XXX .XXX XXXX .XXXX FRACTIONAL ANGULAR			
MATERIAL				SEE SHT. 1			
FINISH				REVISION DESCRIPTION			
PART NUMBER				DATE			
NEXT ASSEMBLY				UNIT			
COMPUTERVISION CORP.				DS21E252			
201 BURLINGTON ROAD BEDFORD, MASS. 01730				SHT 9 OF 16 SHTS			



MEMORY CHIPS 4S THRU 4A  
AND 4F THRU 4M MAY BE  
EITHER ALL 4027-3 OR  
4116-3 PARTS

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRO- DUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION				TOLERANCES UNLESS SPECIFIED XX .XX XXX .XXX FRACTIONAL .1/64 ANGULAR .1/32				REVISION DESCRIPTION REV. 1 REV. 2 REV. 3 REV. 4 REV. 5 REV. 6 REV. 7 REV. 8 REV. 9 REV. 10 REV. 11 REV. 12 REV. 13 REV. 14 REV. 15 REV. 16 REV. 17 REV. 18 REV. 19 REV. 20 REV. 21 REV. 22 REV. 23 REV. 24 REV. 25 REV. 26 REV. 27 REV. 28 REV. 29 REV. 30 REV. 31 REV. 32 REV. 33 REV. 34 REV. 35 REV. 36 REV. 37 REV. 38 REV. 39 REV. 40 REV. 41 REV. 42 REV. 43 REV. 44 REV. 45 REV. 46 REV. 47 REV. 48 REV. 49 REV. 50 REV. 51 REV. 52 REV. 53 REV. 54 REV. 55 REV. 56 REV. 57 REV. 58 REV. 59 REV. 60 REV. 61 REV. 62 REV. 63 REV. 64 REV. 65 REV. 66 REV. 67 REV. 68 REV. 69 REV. 70 REV. 71 REV. 72 REV. 73 REV. 74 REV. 75 REV. 76 REV. 77 REV. 78 REV. 79 REV. 80 REV. 81 REV. 82 REV. 83 REV. 84 REV. 85 REV. 86 REV. 87 REV. 88 REV. 89 REV. 90 REV. 91 REV. 92 REV. 93 REV. 94 REV. 95 REV. 96 REV. 97 REV. 98 REV. 99 REV. 100				DATE REV. 1 REV. 2 REV. 3 REV. 4 REV. 5 REV. 6 REV. 7 REV. 8 REV. 9 REV. 10 REV. 11 REV. 12 REV. 13 REV. 14 REV. 15 REV. 16 REV. 17 REV. 18 REV. 19 REV. 20 REV. 21 REV. 22 REV. 23 REV. 24 REV. 25 REV. 26 REV. 27 REV. 28 REV. 29 REV. 30 REV. 31 REV. 32 REV. 33 REV. 34 REV. 35 REV. 36 REV. 37 REV. 38 REV. 39 REV. 40 REV. 41 REV. 42 REV. 43 REV. 44 REV. 45 REV. 46 REV. 47 REV. 48 REV. 49 REV. 50 REV. 51 REV. 52 REV. 53 REV. 54 REV. 55 REV. 56 REV. 57 REV. 58 REV. 59 REV. 60 REV. 61 REV. 62 REV. 63 REV. 64 REV. 65 REV. 66 REV. 67 REV. 68 REV. 69 REV. 70 REV. 71 REV. 72 REV. 73 REV. 74 REV. 75 REV. 76 REV. 77 REV. 78 REV. 79 REV. 80 REV. 81 REV. 82 REV. 83 REV. 84 REV. 85 REV. 86 REV. 87 REV. 88 REV. 89 REV. 90 REV. 91 REV. 92 REV. 93 REV. 94 REV. 95 REV. 96 REV. 97 REV. 98 REV. 99 REV. 100			
DA21E250				SEE SHT. 1				TITLE 128/32K MEMORY A/B PORT SCHEM. DIAGRAM				DWG NO. DS21E252			
COMPUTERVISION CORP. 201 BURLINGTON ROAD BEDFORD, MASS. 01730				SIGNATURE DATE				SCALE UNIT WT.				SHT 9 OF 16 SHTS			






MEMORY CHIPS 5S THRU 5AA  
AND 5F THRU 5M MAY BE  
EITHER ALL 4027-3 OR  
4116-3 PARTS

DS21E252  
E

MEMORY ROW C


THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRO- DUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION		TOLERANCES DECIMAL XX .XX XXX .XXX XXXX .XXXX FRACTIONAL XX/XX ANGULAR XX°XX'		SEE SHT. 1	
MATERIAL		DRN	8 NOV88	BY	REVISION DESCRIPTION
FINISH		CHK		DATE	
		ENGR			
		PROJ			
PART NUMBER	DA21E250	QTY	1	TITLE 128/32K MEMORY A/B PORT SCHEM. DIAGRAM	
COMPUTERVISION CORP. 801 BURLINGTON ROAD BEDFORD, MASS. 01730			SIGNATURE		DATE
REMOVE ALL BUBBLES AND SHARP EDGES			SCALE		DWG NO. DS21E252
			UNIT		SHT 10 OF 16 SHTS





MEMORY CHIPS 6S THRU 6AA  
AND 6F THRU 6M MAY BE  
EITHER ALL 4027-3 OR  
4116-3 PARTS


THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION		TOLERANCES DECIMAL XX .XX XXX .XXX XXXX .XXXX FRACTIONAL FRACTIONAL/100 FRACTIONAL/1000		MEMORY ROW D	
MATERIAL		DRN	8 H0885	SYM	SEE SHT. 1
FINISH		CHK		REV	128/32K MEMORY
		ENGR		CHK	A/B PORT SCHEM. DIAGRAM
		PRJG		UNIT	DS21E252
PART NUMBER	DA21E250	QTY	1	SCALE	SHT 11 OF 16 SHTS
COMPUTERVISION CORP.		301 BURLINGTON ROAD BEDFORD, MASS. 01730		DATE UNIT	



MEMORY CHIPS 7S THRU 7AA  
AND 7F THRU 7M MAY BE  
EITHER ALL 4027-3 OR  
4116-3 PARTS

DS21E252  
E


THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION.		TOLERANCES DECIMAL XX .XX XXX .XXX XXXX .XXXX FRACTIONAL ANGULAR		SEE SHT. 1	
MATERIAL		CHK	BY	REV	DATE
FINISH		CHK	BY	REV	DATE
PART NUMBER	DA21E250	CHK	BY	REV	DATE
NEXT ASSEMBLY	1	CHK	BY	REV	DATE
COMPUTERVISION CORP. 301 BURLINGTON ROAD BEDFORD, MASS. 01730		SIGNATURE		DATE	NO.
		REMOVE ALL BURRS AND SHARP EDGES		UNIT WT.	DS21E252 SHT 12 OF 14 SHTS



MEMORY CHIPS 8S THRU 8AA  
AND 8F THRU 8M MAY BE  
EITHER ALL 4027-3 OR  
4116-3 PARTS

DS21E252  
E


THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRO- DUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION		TOLERANCES DECIMAL XX .01 XXX .006 XXXX .0015 FRACTIONAL 1/64 ANGULAR .100		6EE SHT. 1	
MATERIAL		QTY	REV	DESCRIPTION	DATE
FINISH		QTY	REV	DESCRIPTION	DATE
PART NUMBER	DA21E250	1	ENGR	TITLE	128/32K MEMORY
NEXT ASSEMBLY		QTY	PROJ		A/B PORT SCH DIA
COMPUTERVISION CORP.			DS21E252		
300 BURLINGTON RD. ROUTE 82 BEDFORD, MASS. 01730			SHT 13 OF 16 SHTS		



MEMORY CHIPS 9S THRU 9AA  
AND 9F THRU 9M MAY BE  
EITHER ALL 4027-3 OR  
4116-3 PARTS

DS21E252  
E

COMPUTERVISION CORP.				MEMORY ROW G			
THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION				TOLERANCES UNLESS OTHERWISE SPECIFIED			
MATERIAL				FINISH			
PART NUMBER				NEXT ASSEMBLY			
DA21E250				1			
COMPUTERVISION CORP.				DA21E250			
101 BURLINGTON ROAD ROUTE 62 BEDFORD, MASS. 01730				DA21E250			
SIGNATURE				DATE			
REMOVE ALL BURRS AND SHARP EDGES				UNIT WT.			
SEE SHT. 1				TITLE			
128/32K MEMORY				A/B PORTSCH'DIA			
DS21E252				SHT 14 OF 16 SHTS			



- ⑥ RASH/L
- ② REFRAS/L
- ② DRGAS/H
- ④ WE/H
- ⑥ A6
- ⑥ A0
- ⑥ A1
- ⑥ A2
- ⑥ A3
- ⑥ A4
- ⑥ A5

MEMORY CHIPS 10S THRU 10AA  
AND 10F THRU 10M MAY BE  
EITHER ALL 4027-3 OR  
4116-3 PARTS

DS21E252  
E

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION		TOLERANCES DIMENSIONAL XX .XX XXX .XX XXXX .XX FRACTIONAL .XX ANGULAR .XX		SEE SHT. 1	
MATERIAL		QTY	1	REV	REVISION DESCRIPTION
DATE		QTY	1	DATE	128/32K MEMORY
PROJ		QTY	1	DATE	A/B PORT SCH DIA
PART NUMBER	DA21E250	QTY	1	DATE	DS21E252
COMPUTERVISION CORP.		HASS. 01730		SHT 15 OF 16 SHTS	

B PORT CONNECTORS

CONN C

1	BINTR	2
3		4
5	BPORTACT	6
7		8
9		10
11	BIRST	12
13	BCLR	14
15	BIOPLS	16
17		18
18	BDS 3	20
21	BDS 2	22
23	BDS 1	24
25	BDS 0	26
27		28
29		30
31	BRQENB	32
33		34
35	BOATA 10	36
37	BOATA 1	38
38	BOATA 4	40
41	BOATA 5	42
43	BDATA 6	44
45	BDATA 7	46
47	FREE	48
49		50
	BINTPOUT	

CONN E

1		B MEM RD	2
3	B MEM RO		4
5	B MEMWRT	B MEMWRT	6
7		B LDMAR	8
9	B LDMAR		10
11	B MEM BUS 15		12
13	B MEM BUS 14		14
15	B MEM BUS 13		16
17	B MEM BUS 12		18
18	B MEM BUS 11		20
21	B MEM BUS 10		22
23	B MEM BUS 9		24
25	B MEM BUS 8		26
27	B MEM BUS 7		28
29	B MEM BUS 6		30
31	B MEM BUS 5		32
33	B MEM BUS 4		34
35	B MEM BUS 3		36
37	B MEM BUS 2	BWAD2	38
39	B MEM BUS 1	BWAD1	40
41	B MEM BUS 0	RESET	42
43	BMC 3	BWADO	44
45	BMC 2	BWCO	46
47	BMC 1	BPARER	48
49		B MEM BUSY	50

ALL UNUSED PINS GROUNDED

VOLTAGE FEEDS FOR CONNECTORS PA,PB	
+12 VOLTS	B46,A7,A8
-5 VOLTS	B81
-12 VOLTS	B71,B72
+5 VOLTS	A/B3.A/B4.A/B97.A/B98
GND	A/B1.A/B2.A/B99.A/B100

DS21E252

E

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION		TOLERANCES DECIMAL XX .XX XXX .XXX FRACTIONAL 1/64 ANGULAR .100			
MATERIAL		DIN 8 HOSES		SEE SHT. 1	
FINISH		ENGR		REV	REVISION DESCRIPTION
		PROJ		DATE	
PART NUMBER	DA21E250	QTY	1	TITLE 128/32K MEMORY A/B PORT SCH DIA	
COMPUTERVISION CORP.			SCALE		
301 BURLINGTON ROAD ROUTE 52			DWG NO. DS21E252		
BEFORD, MASS. 01730			SHT 18 OF 16 SHTS		

**32K/128K Memory Unit**  
**DS21E227 (Obsolete)**

	<u>Sheet No.</u>
Block Diagram	
Address Selection	1
B Port Connections	1
Data Input/Output	2
Bus and MAR Logic	3
Cycle Timing Logic	4
Refresh Logic	4
Bus Control Logic	5
I/O Logic	6
Typical Rank	7
Memory Address Logic	8
Array	9

128K BOARD (DA21E225-01)

I. JUMPER INFO.  
(CONNECTIONS NORMALLY MADE IN ETCH)

1. JP3
2. JP5
3. JP7
4. JPI

## II. ADDRESS SELECT CHART

* FIELD #	$\overline{MC0}$	$\overline{MC1}$	CLOSED CONTACTS SWITCH PACK 1T
0, 1, 2, 3	H	H	2, 4 * *
4, 5, 6, 7	H	L	2, 3 * *
8, 9, 10, 11	L	H	1, 4 * *
12, 13, 14, 15	L	L	1, 3 * *

\*.NOTE: EACH FIELD # REPRESENTS ONE 32K  
SEGMENT OF MEMORY.

\* \* NOTE: ALL OTHER CONTACTS OPEN.

### III. HARDWARE CONFIGURATION INFO:

1. MEMORY CHIPS ARE MK4116-3.
2. RESISTORS R2 & R3 ARE BOTH INSERTED.
3. ADJUST POT1 (R138) SUCH THAT TP4H-4 HAS A REPETITION RATE OF 14.5  $\mu$ S.

GENERAL NOTES :

1. UNLESS OTHERWISE SPECIFIED RESISTOR  
VALUES ARE IN OHMS,  $\pm 5\%$   
CAPACITOR VALUES ARE IN MICROFARADS

32 K BOARD (DA21E225-02)

## I. JUMPER INFO.

1. CUT CONNECTIONS JP3, JP5, JP7, JP1
2. MAKE CONNECTIONS JP2, JP4, JP6,

## II. ADDRESS SELECT CHART

* FIELD #	MC0	MC1	MC2	MC3	CLOSED CONTACTS SWITCH PACK 1T
0	H	H	H	H	2, 4, 6, 8 * *
1	H	H	H	L	2, 4, 6, 7 * *
2	H	H	L	H	2, 4, 5, 8 * *
3	H	H	L	L	2, 4, 5, 7
4	H	L	H	H	2, 3, 6, 8
5	H	L	H	L	2, 3, 6, 7
6	H	L	L	H	2, 3, 5, 8
7	H	L	L	L	2, 3, 5, 7
8	L	H	H	H	1, 4, 6, 8
9	L	H	H	L	1, 4, 6, 7
10	L	H	L	H	1, 4, 5, 8
11	L	H	L	L	1, 4, 5, 7
12	L	L	H	H	1, 3, 6, 8
13	L	L	H	L	1, 3, 6, 7 * *
14	L	L	L	H	1, 3, 5, 8 * *
15	L	L	L	L	1, 3, 5, 7 * *

\* NOTE: EACH FIELD # REPRESENTS ONE 32K  
SEGMENT OF MEMORY.

\* \* NOTE: ALL OTHER CONTACTS OPEN

### III. HARDWARE CONFIGURATION INFO.

1. MEMORY CHIPS ARE MK4027-3.
2. REMOVE RESISTOR R2.
3. ADJUST POT1 (R138) SUCH THAT TP4H-4 HAS REPETITION RATE OF 29 $\mu$ s.

## B PORT CONNECTORS

CONN D

1	BINTPOUT	
11	BIORST	
	BCLR	
	BIOPLS	
	BINTA	
	BDS5	
21	BDS4	
	BDS3	
	BDS2	
	BDS1	
	BDS0	
31	BRQENB	
	BDATAI0	
	BDATAI1	
	BDATAI2	
41	BDATAI3	
	BDATAI4	
	BDATAI5	
49	BINTR	

CONN E

I	B MEM RD	
	B MEM WR	
	B ACCESS PROT	
	B WRT PROT	
	B MEM BUSY	
II	B MEM BUS 15	
	↑	14
	↑	13
		12
		11
2I		10
		9
		8
		7
		6
3I		5
		4
		3
		2
	↑	1
4I	B MEM BUS 0	
	B MC 3	
	B MC 2	
	B MC 1	B PARITY E
49	B MC 0	BLD MAR


ALL UNUSED PINS GROUNDED

## VOLTAGE FEEDS FOR CONNECTORS PA, PB

+12 VOLTS	B46, A7, A8
-5 VOLTS	B81 A5, A6
-12 VOLTS	B71, B72
+5 VOLTS	A/B3, A/B4, A/B97, A/B98
GND	A/B1, A/B2, A/B99, A/B100

DS2IE227


GND	A/B1, A/B2, A/B99, A/B100
-----	---------------------------



*see drawing DA 21E250*


THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERSHIELD CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERSHIELD CORPORATION.				TOLERANCES DECIMAL .XX .0005 .XXX .0010 FRACTIONALS 1/64 ANGULAR ± .100°		C ECO #2963 B ECO #2935 A REL ECO 2849	
MATERIAL:				DRN CHK ENGR PROJ		SYM TITLE 128K/32K MEMORY SCHEMATIC	
FROM:				D2A1E225		REVISION DESCRIPTION CHK APPD	
PART NUMBER				NEXT ASSEMBLY		QTY	
COMPUTERSHIELD CORP. 201 Burlington Road Bedford, Massachusetts 01730				DATE SIGNATURE REMOVE ALL BURRS AND SHARP EDGES		DWN NO. DS2IE227 SHEET 1 OF 9 SHEETS	






### DATA INPUT / OUTPUT LOGIC


THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION.		TOLERANCES DECIMAL ±.01 XX XX ±.005 XXX ±.010 FRACTIONAL ±.004 ANGULAR ± 1'00"			
MATERIAL:		DRN: 1/2" diam / 7/8"	SYM	REVISION DESCRIPTION	APPRO
		CHN: 1/2"	TITLE	128K / 32K	
FINISH:		ENGR: 1/2" / 5/16"	MEMORY SCHEMATIC		
	SEE SH. 1	PROJ	SCALE	DWG NO.	DS2IE227
PART NUMBER	NEXT ASSEMBLY	QTY			
COMPUTERVISION CORP. SOUTH AVENUE BURLINGTON, MASS. 01803		SIGNATURE DATE REMOVE ALL BURRS AND SHARP EDGES UNIT WT. SHEET 2 OF 9 PAGES			



- ④ B MEM 1
- ④ A LD MAR
- ④ A MEM 1
- ④ B LD MAR




5D JUMPER PLUG	
MUC OPERATION	1, 16 2, 15 3, 14 4, 13
NON MUC OPERATION	5, 12 6, 11 7, 10 8, 9




\* INDICATES IC'S WHICH CAN BE REMOVED TO DISABLE B PORT LOGIC.

### BUS & MAR LOGIC

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISS- SION OF COMPUTERVISION CORPORATION.		TOLERANCES DECIMAL XX .XX ± .01 XXX .XXX ± .005 XXXX .XXXX ± .010 FRACTIONAL ANGULAR ± 1°00'	
MATERIAL		DATE	REV
FRESH		DATE	REV
SEE SHT 1		TITLE	
PART NUMBER		QTY	
COMPUTERVISION CORP. SOUTH AVENUE BURLINGTON, MASS. 01803		SCALE	
SIGNATURE		DATE	
REMOVE ALL BURRS AND SHARP EDGES		DWG NO.	
		SHEET 3 OF 9 SHEETS	













\* INDICATES IC'S WHICH CAN BE REMOVED TO DISABLE B PORT LOGIC.

# BUS CONTROL LOGIC


THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION.		TOLERANCES DECIMAL XX ± .01 XXX ± .005 FRACTIONAL ± 1/16 ANGULAR ± 1°			
MATERIAL:		DRN	7/76	SYM	SEE SHT 1
FINISH:		CHK	7/76	REV	7/76
		ENGR	7/76	DATE	7/76
		PROJ			
PART NUMBER	NEXT ASSEMBLY	QTY	TITLE 128K/32K MEMORY SCHEMATIC		
COMPUTERVISION CORP. 201 Burlington Road Bedford, Massachusetts 01730			SIGNATURE	DATE	SCALE NONE
REMOVE ALL BURNS AND SHARP EDGES			UNIT	WT.	NO. DS2IE227
			SHEET 5 OF 9 SHEETS		



**NOTE:**  
INSERT ALL JUMPERS IN "A DEV CODE JUMPER BLOCK" AND "B DEV CODE JUMPER BLOCK" WHEN NOT USING B PORT.

\* INDICATES IC'S WHICH CAN BE REMOVED TO DISABLE B PORT LOGIC.


4K & 11FARE RC FILTERS CONNECTED AS FOLLOWS:



### I/O LOGIC

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISS- SION OF COMPUTERVISION CORPORATION.		TOLERANCES DECIMAL XXX ±.01 XXX ±.005 XXX ±.0010 FRACTIONAL ANGULAR ±.0001	
MATERIAL	DATE	BY	REV
PROJ	DATE	BY	REV
SEE SHT 1		SEE SHT 1	
PART NUMBER	NEXT ASSEMBLY	QTY	UNIT
COMPUTERVISION CORP. SOUTH AVENUE BURLINGTON, MASS. 01803		TITLE 128K/32K MEMORY SCHEMATIC DS21E227	
SIGNATURE		DATE	SCALE
REMOVE ALL BARRIERS AND SHARP EDGES		WGT	SHEET 6 OF 9 SHEETS

8 7 6 5 4 3 2 1




REFERENCE SHEET 2 FOR MEMORY DATA INPUT/OUTPUT INTERCONNECTIONS. THIS DRAWING DEPICTS 1 OF 8 ROWS OF MEMORY. REMAINING 7 OF 8 ROWS ON SHEET 9. MEMORY CHIPS 2L THRU 10L & 14L THRU 21L MAY BE 4027-3 OR 4116-3

DS2IE227

TYPICAL MEMORY ROW

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISS- SION OF COMPUTERVISION CORPORATION.		TOLERANCES DECIMAL INCHES FRACTIONAL INCHES ANGULAR & POS.		REV. NO. 1 REV. DESCRIPTION DATE	
MATERIAL		DRAWN BY: [Signature] CHECKED BY: [Signature] ENGR BY: [Signature]		SEE SH. 1	
PART NUMBER		NEXT ASSEMBLY		TITLE 128K/32K MEMORY SCHEMATIC	
COMPUTERVISION CORP. 201 Burlington Road Bedford, Massachusetts 01730		SCALE 1:1		DWG NO. DS2IE227 SHEET 7 OF 9 SHEETS	



THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION.		TOLERANCES UNLESS SPECIFIED FRACTIONAL - 0.010 ANGULAR - 0.005		REVISION DESCRIPTION	
MATERIAL		DATE		APPROVAL	
PART NUMBER		NEXT ASSEMBLY		QTY	
COMPUTERVISION CORP. 201 Burlington Road Bedford, Massachusetts 01730		DATE		SCALE	
SEE SH 1		TITLE		128K/32K	
MEMORY SCHEMATIC		DS21E227		SHEET 8 OF 9 SHEETS	










# MEMORY ARRAY


FOR MORE DETAIL OF TYPICAL  
MEMORY SEE SHEET 7  
FOR MEMORY DATA INPUT/OUTPUT  
INTERCONNECTIONS, SEE SHEET 2

## NOTE:

ALL PWR. PINS ON 4027-3 OR 4116-3 ARE:  
+5V PIN 9  
-5V PIN 1  
GND PIN 16  
+12V PIN 8








\* ABUS <0.5:15> IF MAPPED; ABUS <0:15> IF UNMAPPED

DASHED LINES INDICATE B PORT

**32K Memory Unit (Single Port)**  
**DS21E102 (Obsolete)**

	<u>Sheet No.</u>
Block Diagram	
Data Input/Output Logic	1
Bus and Memory Address Logic	2
Refresh Timing Logic	3
Bus Control Logic	4
I/O Logic	5
Typical Memory Rank	6
Parity Logic	6
Memory Array	7



# B PORT CONNECTORS

CONN D	CONN E
BINTPOUT	B MEM RD
	B MEM WRT
	B ACCESS PROT
	B WRT PROT
	B MEM BUSY
11 BIORST	11 B MEM BUS 15
BCLR	14
BIOPLS	13
BINTA	12
BDS5	11
21 BDS4	10
BDS3	9
BDS2	8
BDS1	7
BDS0	6
31 BRQENB	5
	4
BDATA10	3
BDATA11	2
41 BDATA12	1
BDATA13	
BDATA14	
BDATA15	
49 BINTR	49 B MEM BUS 0
	BMC3
	BMC2
	BMC1
	BMC0
	B PARITY ER
	BLD MAR


ALL UNUSED PINS GRODED

VOLTAGE FEEDS FOR CONNECTORS PA, PB	
+12 VOLTS	B4G, A7, A8
-5 VOLTS	B18
-12 VOLTS	B71, B72
+5 VOLTS	A/B3, A/B4, A/B97, A/B98
GND	A/B1, A/B2, A/B99, A/B100

*DS21E102 Rev D*  
*1/2/80*  
*D. Stuart*  
 SUPERSEDED BY DS21E102 ECO #3318

\* INDICATES IC'S WHICH CAN BE REMOVED AND CONNECTIONS WHICH CAN BE ADDED TO DISABLE B PORT LOGIC.

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION.		TOLERANCES XX DECIMAL XXX FRACTIONAL XXX ANGULAR		D ECO # 2934 C/2 ECO # 2729 B/2 ECO # 2682 A/2 REL ECO # 2595	
MATERIAL		DATE		REV	
PART NUMBER		NEXT ASSEMBLY		QTY	
COMPUTERVISION CORP.		SOUTH AVENUE		BURLINGTON, MASS. 01803	
SCALE		UNIT		SHEET 1 OF 7	




5D JUMPER PLUG	
MUC OPERATION	1, 16 2, 15 3, 14 4, 13
NON MUC OPERATION	5, 12 6, 11 7, 10 8, 9


\* INDICATES IC'S WHICH CAN BE REMOVED AND CONNECTIONS WHICH CAN BE ADDED TO DISABLE B PORT LOGIC.


SUPERSEDED  
BY DAZIER 250  
ECO #3318  
1/9/80  
D. Atwood










# BUS & MAR LOGIC




THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION.		TOLERANCES DECIMAL XXX ± .01 XXX ± .005 FRACTIONAL ANGULAR ± .000		REVISION DESCRIPTION		APPD DATE
MATERIAL		FINISH		SEE SHT 1		32K MEMORY (SINGLE SCHEMATIC PORT)
PART NUMBER		NEXT ASSEMBLY		QTY		NO. DS21E102
COMPUTERVISION CORP. BURLINGTON, MASS. 01803		SIGNATURE		DATE		SHEET 2 OF 7 SHEETS








NOTE:  
 INSERT ALL JUMPERS IN "A DEV CODE JUMPER BLOCK" AND "B DEV CODE JUMPER BLOCK" WHEN NOT USING B PORT.  
 \* INDICATES I.C.'S WHICH CAN BE REMOVED AND CONNECTIONS WHICH CAN BE ADDED TO DISABLE B PORT LOGIC.  
 4K&1F ARE RC FILTERS CONNECTED AS FOLLOWS:



SUPERSEDED  
 BY DAZIER25G  
 ECO #3318  
 1/9/80  
 J. Hunt

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION.		TOLERANCES DECIMAL XX .XX XXX .XXX FRACTIONAL 3/16 ANGULAR .1° .001°		SYN REVISION DESCRIPTION APPRO DATE	
MATERIAL		CHK ENGR PROJ		TITLE 32K MEMORY MODULE SCHEMATIC E-20	
PART NUMBER		NEXT ASSEMBLY		QTY	
COMPUTERVISION CORP. SOUTH AVENUE BURLINGTON, MASS. 01803		SIGNATURE DATE		SCALE ONE UNIT SHEET 5 OF 7 SHEETS	














# MEMORY ARRAY


FOR MORE DETAIL OF TYPICAL  
4K MEMORY SEE SHEET 5.  
FOR MEMORY DATA INPUT/OUTPUT  
INTERCONNECTIONS, SEE SHEET 1.

NOTE:  
ALL PWR. PINS ON 4027-P3 OR N3 ARE:  
+5V PIN 9  
-5V PIN 1  
GND PIN 16  
+12V PIN 8







**Memory Management and Protection Unit**

	<u>Sheet No.</u>
Block Diagram	
Mapper RAM	1
Bus Logic	1
Mapper Status	2
I/O Logic	3
Timing Logic	4
Protection Logic	4



(3B2)  
LOAD MAP

DO07 - DO04 (2A1), (4A2)



NOTES:



1. FOR SHEET TO SHEET CONNECTIONS ZONES ARE USED:

EX. SHEET COLUMN ROW  
(3A2)


2. UNLESS OTHERWISE SPECIFIED:  
a. ALL RESISTORS ARE 1/4W, 5%  
b. ALL CAPACITORS ARE IN MICROFARADS


3. FOR PCB ASSEMBLY SEE DWG A21E105

(3B2) SEL ST  
(3B3), (4C2) CLRVS




THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION.		TOLERANCES DECIMAL XX ± .005 XXX ± .010 FRACTIONAL ANGULAR ± .005		REVISIONS SYN REV DATE	
MATERIAL		DRWD, DRVIDSON 6-77		TITLE SCHEMATIC DIAGRAM MULTI-USER CONTROLLER	
PART NUMBER		NEXT ASSEMBLY		QTY	
COMPUTERVISION CORP. SOUTH AVENUE BURLINGTON, MASS. 01803		SCALE		DWG NO. DS21E107	
REMOVE ALL BURRS AND SHARP EDGES		UNIT WT.		SHEET 1 OF 4 SHEETS	











**B-Port Memory Management and Protection Unit**

	<u>Sheet No.</u>
Mapper RAM	1
Bus Logic	1
Mapper Status Logic	2
I/O Logic	3
Timing Logic	4
Protection Logic	4
Switch Settings	5
Jumper Configuration	5
B-Port Connector Pinouts	5







74148 TRUTH TABLE

DI A2	DI B2	DI C2	DI A3	AI	GS
L	L	L	L	L	L
L	L	L	H	L	L
L	L	L	L	H	L
L	L	L	H	H	L
L	L	L	L	L	H
L	L	L	H	L	H
L	L	L	H	H	L
L	L	L	H	H	H
L	L	L	L	L	L
L	L	L	L	L	H
L	L	L	L	H	L
L	L	L	L	H	H
L	L	L	H	L	L
L	L	L	H	L	H
L	L	L	H	H	L
L	L	L	H	H	H

INSERT JPI FOR BPORT OPERATION

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION.

DATE: 11/11/81

DESIGNED BY: [Signature]

CHECKED BY: [Signature]

APPROVED BY: [Signature]

COMPUTERVISION CORP.  
BURLINGTON, MASS. 01803

TOLERANCES  
UNLESS OTHERWISE SPECIFIED  
DIMENSIONS ARE IN INCHES  
FRACTIONAL DIMENSIONS ARE TO BE USED  
ANGULAR DIMENSIONS ARE TO BE USED

SEE 5H1

REVISION DESCRIPTION

DATE

SYN

CHK

ENGR

PROJ

WFO


SIGNATURE

DATE

REMOVE ALL BURRS AND SHARP EDGES

UNIT WT.


SHEET 2 OF 5 SHEETS



NOTE  
\* IN AND 1P ARE RC FILTERS  
IN A 16 PIN DIP TYPICAL FILTER.


2K 1K 15 100pF 8

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION.		TOLERANCES XX .XX XXX .XXX XXXX .XXXX FRACTIONAL 1/64 ANGULAR .1° MIN		SEE SH 1	
MATERIAL:		CHK		REVISION DESCRIPTION (CHK APPD DATE)	
PART NUMBER		NEXT ASSEMBLY		QTY	
COMPUTERVISION CORP. SOUTH AVENUE BURLINGTON, MASS. 01803		SIGNATURE DATE		SCALE	
DRAWN: DAVIDSON		CHECKED: [Signature]		DATE: [Date]	
PROJECT: [Project Name]		TITLE: SCHEMATIC DIAGRAM MULTI-USER CONTROLLER / BPORT		Dwg No. DS2IE282	
SHEET 3 OF 5 SHEETS					



STATE	A	B
0	0	0
1	1	0
2	0	1
3	1	1

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION.			
TOLERANCES DECIMAL .XX = .01 .XXX = .005 .XXXX = .0010 FRACTIONAL = 1/16 ANGULAR = .000		SEE SH 1	
BRND, DRIVISON 4/78		SYN	
CHK		TITLE	
ENR		SCHEMATIC DIAGRAM MULTI-USER CONTROLLER / BPORT	
PROJ		SCALE	
MFG		DATE	
SIGNATURE		WT	
REMOVE ALL BURNS AND SHARP EDGES		DWS DS21E282	
COMPUTERVISION CORP. SOUTH AVENUE BURLINGTON, MASS. 01803		SHEET 4 OF 5 SHEETS	



# SWITCH PACKS 5D & 5F

THE PROPER SWITCHES IN SWITCH PACKS 5D & 5F MUST BE CLOSED WHEN THE MUC IS DRIVING BPORT MEMORIES. ONE SWITCH MUST BE CLOSED FOR EVERY 32K BPORT FIELD SEGMENT ADDRESS THAT IS BEING USED IN A CONFIGURED SYSTEM.

BPORT FIELD ADDR*	CLOSED SWITCH POSITION	
	5D	5F
0		8
1		7
2		6
3		5
4		4
5		3
6		2
7		1
8	8	
9	7	
10	6	
11	5	
12	4	
13	3	
14	2	
15	1	

\* THE BPORT FIELD ADDR REPRESENTS ONE 32K SEGMENT OF MEMORY.

REF SHT.2, JP1 MUST BE INSERTED WHEN THE MUC IS DRIVING BPORT MEMORIES.

## B PORT CONNECTOR PINOUTS

### CONN C

1	BINTR	2	
3		4	
5	BPORTACT	6	
7		8	
9		10	
11	BIORST	12	
13	BCLR	14	
15	BIOPLS	16	
17		18	
19	BDS3	20	
21	BDS2	22	
23	BDS1	24	
25	BDS0	26	
27		28	
29		30	
31	BROENB	32	
33		34	
35		36	
37	BDATA1	38	
39	BDATA4	40	
41	BDATA5	42	
43	BDATA6	44	
45	BDATA7	46	
47		48	
49		50	


### CONN E

1	BMEMRD	2	
3	BMEMWRT	4	
5	BMEMWRT	6	
7	BMDMAR	8	
9	BMDMAR	10	
11	BMEMBUS15	12	
13		14	
15		16	
17		18	
19		20	
21		22	
23		24	
25		26	
27		28	
29		30	
31		32	
33		34	
35		36	
37		38	
39		40	
41	BMEMBUS0	42	
43	BMC3	44	
45	BMC2	46	
47	BMC1	48	
49	BMEMBSY	50	

ALL UNUSED PINS GROUNDED


THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSON OF COMPUTERVISION CORPORATION.		TOLERANCES DECIMAL XXX ±.01 XXX ±.005 XXX ±.0010 FRACTIONAL ± 1/64 ANGULAR ± .5°			
MATERIAL		DATE	12/78	SEE SH 1	
FIGURE		CHK		SYN	
		ENGR		REVISION DESCRIPTION	CHK APPD DATE
		PROJ		SCHEMATIC DIAGRAM MULTI-USER CONTROLLER / BPORT	
PART NUMBER	NEXT ASSEMBLY	QTY		SCALE	
COMPUTERVISION CORP. 301 Burlington Road Bedford, Massachusetts 01730			SIGNATURE	DATE	DWG NO. DS21E282
			REMOVE ALL BUBBLES AND SHARP EDGES	UNIT	SHEET 5 OF 5 SHEETS

**Floating Point Unit**





THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION.				TOLERANCES			
				DECIMAL			
				XX .XX			
				XXX .XXX			
				FRACTIONAL .X/100			
				ANGLES .X° .X'			
				BY D. DAVIDSON			
				CHK. 1/2			
				ENGR. 1/2			
				PROJ. 1/2			
				MFG. 1/2			
				SIGNATURE DATE			
				REMOVE ALL BURS AND SHARP EDGES			
PART NUMBER				SCALE			
NEXT ASSEMBLY				UNIT WT.			
QTY				SHEET 1 OF 7 SHEETS			
COMPUTERVISION CORP.				REV			
SOUTH AVENUE				DS21E117			
BURLINGTON, MASS. 01803				C			














A


B


C

A

B

C





REMARKS FORM

Your comments and suggestions will help us in our continuous effort to improve the quality and usefulness of our publications. All comments and suggestions become the property of Computervision.

TITLE: \_\_\_\_\_

Order No.: \_\_\_\_\_

TECHNICAL or EDITORIAL ERRORS (include page number):

SUGGESTIONS FOR IMPROVEMENT:

FROM:

(Please print)

NAME: \_\_\_\_\_ DATE \_\_\_\_\_

TITLE: \_\_\_\_\_

COMPANY NAME \_\_\_\_\_

ADDRESS \_\_\_\_\_

CITY \_\_\_\_\_ STATE \_\_\_\_\_ ZIP \_\_\_\_\_

Please cut along this line



